DS-02-017

OIP E CO DS-02
FEB 1 9 2004

February 5, 2004

To: Commissioner for Patents

P.O.Box 1450

Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572

28 Davis Avenue

Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/615,124 07/08/03

Horst Knoedgen

NATURAL ANALOG OR MULTILEVEL TRANSISTOR DRAM-CELL

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on February (7, 2004.

Stephen B. Ackerman, Reg.# 37761

Signature/Date

- U.S. Patent 4,694,341 to Soneda et al., "Sample-and-hold Circuit," discusses a sample-and-hold circuit adapted for a video signal or the like having a blanking period per predetermined cycle.
- U.S. Patent 5,500,522 to Eshraghian et al., "Gallium Arsenide MESFET Imager," discusses a photoresponsive device based on Gallium Arsenide (GaAs) Integrated Circuit (IC) MESFET technology.

International Patent Application WO 86/07488 to Buchele, "Fast-in-slow-out (FISO) Sampling Systems," discusses a fast-in, slow-out sampling system that operates at a very high sampling frequency at high accuracy.

European Patent Application 0 442 335 A1 to Uemura et al., "Semiconductor Memory Device Including Nonvolatile Memory Cells, Enhancement Type Load Transistors, and Peripheral Circuits Having Enhancement Type Transistors," discloses a semiconductor memory devoie including nonolatile memory cell transistors.

U.S. Patent Application Publication US 2002/0167845 A1 to Jain, "Reducing Leakage Current in Memory Cells," discloses a memory cell having first and second access transistors coupled to a storage transistor.

DS-02-017

- U.S. Patent Application Publication US 2003/0090948 A1 to Kanno et al., "Semiconductor Device Having Memory Cells Coupled to Read and Write Data Lines," discloses a technique for mounting a large-capacity memory and a logic circuit on the same chip.
- U.S. Patent 3,760,380 to Hoffman et al., "Silicon Gate Complementary MOS Dynamic RAM," discusses monolithic integrated circuit dynamic random access memory (RAM) systems using enhancement mode field effect transistors.

Sincerely,

Stephen B. Ackerman, Reg. No. 37761

Form PTO-1	449	١ .				•	Doctor (Aumour (Operan)		Application Human		
Z ZINFOR						CITATION	DS-02-017		0/6/5/	124	
9 2004		IN A	/N X	APPL	LICATION		Horst Knoedgen				
, &	(Use several shoots if nocessary)						1940 Dans 07 / 08/03 Grave An Unit				•
ARK OFF	,					U. S. PATE	NT DOCUMENTS				
ROHIULXO JUTIN	DOCUMENT NOMBER				DATE		KM E	CLASS	MRCINE	ለሁለ የ አምክር	DHO DAT PPROPRI
	4	69	4	34	19/15/8	Sonedo	zetd.	358	160	2/4/	80
·	5	<u>50</u>	0	52	3/19/90	Eshraa	hian et al.	250	208.1	4/15	19.
	3	76	d	38	0 9/18/7	1. ^~	netal.	340	173R	(dal	72
						·				-0(
											
	1-1	- -	-					<u> </u>			
	$\left - \right $	+	$\vdash \vdash$		_	-			-		
	$\vdash \vdash$			- -							
		 	-	- -							
							,				
			\Box					1			
	لسل	<u>l-</u>	<u></u>			FOREIGN PA	TENT DOCUMENTS	-L S	_l	<u> </u>	
	DOCUMENT NUMBER				OUTE	COUNTRY		cuss	SUBCLASS	Yransla	ilon N
110 8	6	10	7/1	18	3 12/18/80	T+10	Let Am	GIIC	27/02		
	1		1	,		Europea	m Patent Ase.	GIIC			
6109	7	70	الرا		01441	Europea	mratent 1 spp.	3110	10704		
	$\left - \right $		- -								
1	1 1	- 1	1 1		1	1	,	1			į.
	11		-	- - -							├
		1.				OTHER DOC			valo, Portinorx		
		U.S	S.	Pat	ent Ap		UMENTS (Induding Au S 2003/00909				
		U.S. Pu	S. b.	Pat Do	entAp	p.Pub. u		148 A	ı, Kanı		F.
		<u>у</u>	S. S.	Pat Do Pat	ent Ap	p.Pub. u	5 2003/00909	148 A /200,	i, Kani Filed	noe)
		Pu U.S	b-1	Pat Do Pat	ent Ap	p.Pub. u	S 2003/00909 S.Class 365 US 2002/016	148 A /200, 1845	i, Kani Filed	مه فا اعاء	
		U : Pu U : Pu	b-1	Pat Do Pat	entAp te 5 ent. f	p.Pub. u	S 2003/00909 S.Class 365	148 A /200, 1845	i, Kani Filed	مه فا اعاء	
		Pu U.S	b-1	Pat Do Pat	ent Ap te 5, ent. f	p.Pub. u	S 2003/00909 S.Class 365 US 2002/016	148 A /200, 1845	i, Kani Filed	مه فا اعاء)
		Pu U.S	b-1	Pat Da Pat	ent Ap te 5, ent. I te 11/	p.Pub. u	S 2003/00909 S.Class 365 US 2002/016	148 A /200, 1845	i, Kani Filed	مه فا اعاء)
EXAMICA		Pu U.S	b-1	Pat Da Da	entAp te 5 ent. 1 te 11/	p.Pub. u	S 2003/00909 S.Class 365 US 2002/016	148 A /200, 1845	i, Kani Filed	مه فا اعاء	